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Electrical properties of metal-oxide-semiconductor capacitors using atomic layer deposited HfO2
on n-type GaAs or InxGa1−xAs x=0.53, 0.30, 0.15 epitaxial layers were investigated.
Capacitance-voltage CV measurements indicated large temperature and frequency dispersion at
positive gate bias in devices using n-type GaAs and low In content x=0.30, 0.15 InxGa1−xAs
layers, which is significantly reduced for devices using In0.53Ga0.47As. For In0.53Ga0.47As devices,
the CV response at negative gate bias is most likely characteristic of an interface state response and
may not be indicative of true inversion. The conductance technique on Pd /HfO2 / In0.53Ga0.47As / InP
shows reductions in interface state densities by In0.53Ga0.47As surface passivation and forming gas
annealing 325 °C. © 2009 American Institute of Physics. DOI: 10.1063/1.3089688
One of the main technological challenges associated
with the fabrication of devices incorporating high dielectric
constant k gate materials on III-V channels is the under-
standing of electrically active interface state defects and their
passivation. Recent studies investigating high-k oxides on Si
reveal interface state defects similar to those observed in
the SiO2 /Si system.1 However, the interface chemistry for
high-k materials on III-V substrates is a more complex sys-
tem, with the possibility for more than one substrate element,
and its native oxides, to contribute to interfacial defects. The
detrimental effect of high interface state density Dit on
high-k / III-V device characteristics has motivated extensive
research on both in situ and ex situ passivation of the
high-k / III-V interface in an attempt to reduce Dit.2–7 In this
work we examine the electrical properties of atomic layer
deposited ALD HfO2 thin films on n-type GaAs or
InxGa1−xAs x=0.53, 0.30, 0.15 layers with Pd metal
gates. The motivation for this approach is to assess whether
the change of energy gap from GaAs 1.42 eV to
In0.53Ga0.47As 0.75 eV is reflected in a change in electri-
cally active interface defects. A detailed Dit analysis for un-
passivated and passivated Pd /HfO2 /n-In0.53Ga0.47As / InP
structures using the conductance method developed for the
SiO2 /Si system is also presented.8 In addition, the effect of
low temperature forming gas annealing FGA on the elec-
trical properties of unpassivated Pd /HfO2 /n-In0.53Ga0.47As /
InP structures is examined.
The InxGa1−xAs device stacks employed InP substrates
S: 1–31018, for x=0.53, or GaAs substrates Si: 5
1017, for x=0.30 and 0.15, on which buffer layers were
grown prior to growth of the epitaxial layers. The buffer
layers and doping concentrations for InxGa1−xAs were
0.1 m InP S: 21018, 0.35 m GaAs Si: 11017 /
cm3, 1 m GaAs Si: 11017 /cm3, for x of 0.53, 0.30,
and 0.15, respectively. The epitaxial layer thickness and
doping of the InxGa1−xAs was 2 m S: 41017,
0.05 m Si: 11017 /cm3, 0.03 m Si: 11017 /cm3,
for x of 0.53, 0.30, and 0.15, respectively. The InxGa1−xAs
x=0.53, 0.15 epitaxial layers were grown by metal-
organic vapor-phase epitaxy, as was the InP buffer layer,
whereas the In0.30Ga0.70As epitaxial layer and all GaAs lay-
ers were grown by molecular beam epitaxy. In the case of the
GaAs Si: 51017 sample, no subsequent growth of a
buffer layer was performed. All HfO2 layers were deposited
in a separate ALD reactor at 250 °C by alternating pulses of
H2O and the HfO2 precursor TDMA-Hf HfNCH324, the
first pulse being that of the Hf precursor. Capacitor structures
were completed by vacuum evaporation of 100 nm of Pd
deposition rate of 2.5 Å /s using a lift-off process. No
Ohmic back contacts to the devices were formed. The ex situ
three-stage passivation was performed prior to ALD growth
as follows: 3.7% HCl, 3 min at 25 °C; 3% NH4OH, 3 min at
25 °C; 1% NH42S, 5 min at 75 °C; rinse in de-ionized
water; and blow dry wafers with N2.9 FGA 5%H2 /95%N2
was performed cumulatively after gate metallization at 250
and 325 °C for 30 min.
Figures 1a and 1b present CV responses 10 kHz for
a range of measurement temperatures −50 to 75 °C for
In0.53Ga0.47As and GaAs devices, respectively. By varying
the measurement temperature, it has been shown to be pos-
sible to access interface defects over an increased portion of
the semiconductor energy gap and assess their effect on the
CV characteristics.10 Room temperature CV multifrequency
responses for the In0.53Ga0.47As and GaAs devices are shown
as the insets to Figs. 1a and 1b, respectively. Devices
fabricated on In0.15Ga0.85As and In0.30Ga0.70As epitaxial lay-
ers display very similar temperature dependent and multifre-
quency CV profiles not shown to that of the GaAs. The
average percentage capacitance dispersions per decade of
frequency at a gate voltage Vgate=4 V are  30%, 15%, and
23%, for GaAs, In0.15Ga0.85As, and In0.30Ga0.70As, respec-aElectronic mail: eamon.oconnor@tyndall.ie.
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tively. This is reduced to 3% for In0.53Ga0.47As devices. It
should be noted that the In0.30Ga0.70As epitaxial layer
0.05 m is beyond the critical thickness 0.012 m con-
tributing to a higher number of dislocations in this epitaxial
layer. For the In0.53Ga0.47As devices, there is little variation
in capacitance at Vgate=4 V with either temperature Fig.
1a or frequency Fig. 1a inset, indicating that the de-
vices are most likely in accumulation and that it is possible
to move the Fermi level Ef at the In0.53Ga0.47As /HfO2 in-
terface to the conduction band edge Ec. However, for the
GaAs substrate, the large capacitance dispersion with tem-
perature Fig. 1b and frequency Fig. 1b inset at Vgate
=4 V suggests that the interface state capacitance Cit
dominates the semiconductor Cs and oxide capacitance
Cox. For this case of CitCox, the fact that the measured
capacitance can approach the value of Cox does not necessar-
ily imply that the devices are in accumulation.2,11,12 The
observation that we can achieve accumulation for
In0.53Ga0.47As, but not for In0.30Ga0.70As, In0.15Ga0.85As, and
GaAs, suggests the presence of interface defects, which be-
come electrically inactive as the energy gap of the semicon-
ductor is changed from GaAs to In0.53Ga0.47As. Theeten
et al.13 observed a similar effect where a defect response,
which is dominant in the case of lower In content 0.35
devices, becomes insignificant for higher In content devices.
The values of the energy gap and electron affinity are
In0.53Ga0.47As 0.75 and 4.5 eV, In0.30Ga0.70As 1.01 and
4.31 eV, In0.15Ga0.85As 1.21 and 4.19 eV, and GaAs 1.43
and 4.07 eV.14,15 These values indicate the defects respon-
sible for the observed frequency dispersion at positive gate
bias for GaAs and InxGa1−xAs x=0.15, 0.30 devices, are
located in the range 4.07 to 4.5 eV from the vacuum level.
Atomic identification of the defects is beyond the capabilities
of the electrical characterization techniques used in the
present study.16
In the case of the In0.53Ga0.47As stack, the dispersion
observed in the CV as a function of both temperature and
frequency, for Vgate in the range of 1 V to 4 V, is char-
acteristic of interface defects and is unlikely to be represen-
tative of true inversion at the HfO2 / In0.53Ga0.47As
interface.17 Similar frequency dependent CV profiles to those
in the inset to Fig. 1a have previously been reported irre-
spective of the high-k layer, passivation approach, and
In0.53Ga0.47As growth method, suggesting that these interface
states originate from the In0.53Ga0.47As surface or interfacial
oxides.3–5 With respect to GaAs, frequency dispersion in the
depletion region has been observed by Brammertz et al. for
devices at temperatures higher than 120 °C, which are attrib-
uted to mid-gap interface states in GaAs.18
In quantifying the interface state defect density contribu-
tions to the CV and GV responses, the conductance tech-
nique, as developed for Si /SiO2 systems, is applied here to
the Pd /HfO2 / In0.53Ga0.47As / InP devices.8,19,20 The technique
involves measuring the capacitance and conductance at a
constant Vgate while applying a logarithmic frequency sweep
from 50 Hz to 1 MHz. The analysis inherently assumes the
HfO2 / In0.53Ga0.47As surface is in depletion where only ma-
jority carriers interact with the interface traps, and an accu-
rate estimate of Dit can be extracted. If the
HfO2 / In0.53Ga0.47As surface is in weak inversion, the analy-
sis will significantly overestimate the Dit value.
21
Figures 2a and 2b show estimates of Gp / versus
 curves for unpassivated and three-stage passivated
Pd /HfO2 / In0.53Ga0.47As / InP structures, respectively. The
measurement temperature is 75 °C for all devices, as no
Gp / peaks were observed at 50 and 25 °C. The plot in
Fig. 2a shows two maximum peak profiles at low and high
angular frequencies, and at different gate voltages within
depletion, which may possibly be characteristic of two
defects with distinct energy levels, termed A and B, re-
FIG. 1. 10 kHz CV response with varying temperature −50 to 75 °C of
a unpassivated Pd/9.5 nm ALD HfO2 /n-In0.53Ga0.47As / InP and b
unpassivated Pd/11.4 nm ALD HfO2 /n-GaAs. The average percentage ca-
pacitance dispersions per 25 °C step of the temperature −50 to 75 °C at
Vgate=4 V are 1.7% In0.53Ga0.47As, 8.5% In0.30Ga0.70As, 6.9%
In0.15Ga0.85As, and 16.7% GaAs. Insets a and b show corresponding
room temperature CV frequency variation 1 kHz to 1 MHz in unpassivated
In0.53Ga0.47As and GaAs devices, respectively. The thicknesses of the HfO2,
and interface oxide layer IL for unpassivated InxGa1−xAs and GaAs de-
vices measured by transmission electron microscopy are as follows:
In0.53Ga0.47As 9.5 nm, 1.0 nm, In0.30Ga0.70As 9.2 nm, 0.9 nm,
In0.15Ga0.85As 14.0 nm, 1.1 nm, and GaAs 11.4 nm, 1.3 nm.
FIG. 2. Gp / vs  =2 frequency at 75 °C for selected and repre-
sentative gate voltage bias points indicated, for a unpassivated and b
three-stage ex situ passivated Pd/10.3 nm ALD HfO2 /n-In0.53Ga0.47As / InP.
IL thickness for the passivated In0.53Ga0.47As device is 1.3 nm.
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spectively. Similar methods have been used to analyze mul-
tiple defects in SiO2 /Si systems.22 A peak Dit of 1.7
1013 cm−2 eV−1 is calculated for defect A and 1.5
1013 cm−2 eV−1 for defect B. Figure 2b shows the
Gp / versus  plots for the three-stage passivated
In0.53Ga0.47As devices, with similarly broad profiles to those
reported by Mui et al.20 for Si3N4 / In0.53Ga0.47As interfaces.
No peak for defect B is evident, while for defect A Dit is
estimated to be 1.61013 cm−2 eV−1. The similarity in the
defect A Dit indicates that the three-stage surface passiva-
tion has had little impact on this defect, while it significantly
reduces the contribution of defect B.
Figures 3a and 3b show room temperature CV multi-
frequency responses for unpassivated and post-325 °C FGA,
Pd /HfO2 /n-In0.53Ga0.47As / InP devices, respectively. The
FGA results in a noticeable reduction in the frequency dis-
persion both at Vgate=4 V and also in the transition region
from depletion to accumulation at Vgate0 to 1 V. The CV
dispersion for Vgate in the range of 1 to 4 V, which is
characteristic of interface defects, is also visibly reduced fol-
lowing 325 °C FGA. The inset to Fig. 3b shows the rela-
tive reductions in the maximum peaks of Gp / versus Vgate
for an unpassivated In0.53Ga0.47As device, and following 250
and 325 °C postmetallization FGAs. We see a reduction in
the maximum peak magnitude of Gp / from the pre-FGA
unpassivated device to the post-FGA at 325 °C device, as
well as a change in peak profile, corresponding to a total
estimated Dit of 1.01013 cm−2 eV−1 from defect A only,
for the 325 °C post-FGA device, with no clear evidence of a
peak for defect B. Similar improvements in the CV fre-
quency dispersion and in the relative peaks of Gp / versus
Vgate have also been observed in post-325 °C FGA devices
employing a Pt gate electrode.
In summary, it is found that the large temperature
and frequency dispersion in CV responses at positive gate
bias for devices with HfO2 layers on n-type GaAs and low In
content x=0.30, 0.15 InxGa1−xAs is significantly reduced
using high In content x=0.53 epitaxial layers, suggesting
that it is only possible to achieve true accumulation for the
In0.53Ga0.47As devices. However, the CV responses at nega-
tive gate bias indicate a significant interface state contribu-
tion and may not be representative of true inversion at the
HfO2 / In0.53Ga0.47As interface. An estimation of Dit using the
conductance technique indicates that densities for these
HfO2 / In0.53Ga0.47As devices remain too high for practical
device applications, but it has been shown that a three-stage
In0.53Ga0.47As surface passivation and postmetallization FGA
at 325 °C can provide a significant reduction in interface
state defect densities.
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